



---

## Xilinx Answer 71453 QDMA Performance Report

---

**Important Note:** This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are Web-based content that are frequently updated as new information becomes available. You are reminded to visit the Xilinx Technical Support Website and review ([Xilinx Answer 71453](#)) for the latest version of this Answer.

---

### Revision History

---

The following table shows the revision history for this document.

Date	Version	Description
28-Feb-2023	2.0	QMA5.0 2023.1 performance report



---

## Overview

---

Xilinx QDMA (Queue Direct Memory Access) Subsystem for PCI Express® (PCIe®) is a high-performance DMA for use with the PCI Express® 3.x Integrated Block(s) which can work with AXI Memory Mapped or Streaming interfaces and uses multiple queues optimized for both high bandwidth and high packet count data transfers. (Please refer [QDMA Subsystem for PCI Express v5.0 - PG302](#) for additional details).

Xilinx provides two reference drivers for QDMA IP

- Linux Kernel driver (Linux Driver)
- DPDK Poll Mode driver (DPDK Driver)

This performance report provides the measurement of the DMA bandwidth of the QDMA IP using the reference Linux and DPDK drivers. This report provides the measured DMA bandwidth with different DMA configurations that can be extrapolated to target application.

The reference design is targeted at PCIe Gen 3 x16 design on Xilinx QDMA5.0 VU9P device on VCU1525 board. The reference design can be ported to other Xilinx cards too.

**Note:** The QDMA DPDK Driver and Linux Driver are hosted at [https://github.com/Xilinx/dma\\_ip\\_drivers/](https://github.com/Xilinx/dma_ip_drivers/), under directory QDMA. For known issues and other information on QDMA IP see [\(Xilinx Answer 70927\)](#).

## Audience

The pre-requisite for understanding this document is that the user has gone through the following in [Xilinx Answer 70928](#):

- [QDMA Subsystem for PCI Express v5.0 - PG302](#),
- [QDMA Linux kernel reference driver user guide](#) and
- [DPDK driver User guide](#)



## System Overview

The system overview is presented in the




Figure 1: System Diagram

## Hardware

Xilinx provides sample reference designs for Streaming (ST) mode and Memory Mapped (MM) mode.

ST performance reference design consists of an AXI Stream-only packet generator in the C2H direction and performance / latency measurement tools in both C2H and H2C directions. The reference design will generate a known data pattern (timestamp) and send a user-specified packet length on the C2H direction when there is an available descriptor. This data pattern can be looped back into the H2C direction by the application and measured for performance and latency. Please refer the Example Design section in [QDMA Subsystem for PCI Express v5.0 - PG302](#) on how to configure the packet generator and read the data collected by the measurement counters through the AXI Lite Master BAR (BAR# 2).



---

For MM mode BRAM and DDR based reference design are provided. For more information on reference design refer [QDMA Subsystem for PCI Express v5.0 - PG302](#).

For details regarding register maps and the limitations of the design, please refer to the Reference Design RTL.

## Software

### Linux Kernel Reference Device Driver

The Xilinx Linux kernel reference driver v2023.1.1 is used for collecting the performance numbers.

Xilinx-developed custom tool “dma-perf” is used to collect the performance metrics for unidirectional and bidirectional traffic.

The QDMA Linux kernel reference driver is a PCIe device driver, it manages the QDMA queues in the HW. The driver creates a character device for each queue pair configured,

Standard IO tools such as ‘fio’ can be used for performing IO operations using the char device interface.

However, most of the tools are limited to sending / receiving 1 packet at a time and wait for the processing of the packet to complete, so they are not able to keep the driver/ HW busy enough for performance measurement. Although fio also supports asynchronous interfaces, it does not continuously submit IO requests while polling for the completion parallelly.

To overcome this limitation, Xilinx developed dma-perf tool. It leverages the asynchronous functionality provided by libaio library. Using libaio, an application can submit IO request to the driver and the driver returns the control to the caller immediately (i.e., non-blocking). The completion notification is sent separately, so the application can then poll for the completion and free the buffer upon receiving the completion.

For more information on the dma-perf tools please refer to the QDMA Linux kernel reference driver user guide hosted at [QDMA Linux kernel reference driver user guide](#)

### DPDK Poll Mode Driver

The Xilinx reference QDMA DPDK 2023.1.1 driver is based on DPDK v22.11. The DPDK driver is tested by binding the PCIe functions with igb\_uio kernel driver.

The dpdk-pktgen application is used to perform uni-directional performance measurement and the testpmd application is used for the Bi-directional forwarding performance measurement.



## Generating Reference Design

The Reference Design bitfile used in this Performance report is available for immediate download into a VCU1525 design. For users who are using a different card, the Reference Design can be generated by following these steps:

Create a Vivado project and add/configure a QDMA IP with the following settings – All options not mentioned below can be left at their default settings:

### Basic Tab:

- **Mode:** Advanced
  - Lane Width & Link Speed: X16 Gen3 (8.0 GT/s)
  - DMA Interface Selection: AXI Stream

The screenshot shows the QDMA IP configuration window in Vivado, with the Basic tab selected. The settings are as follows:

- Mode:** Advanced
- Device / Port Type:** PCI Express Endpoint device
- PCIe Block Location:** X1Y2
- GT Selection:**
  - ☐ Enable GT Quad Selection
  - GT Quad:** GTY Quad 227
- PCIe Interface:**
  - Lane Width:** X16
  - Maximum Link Speed:**
    - ☐ 2.5 GT/s
    - ☐ 5.0 GT/s
    - ☒ 8.0 GT/s
  - Reference Clock Frequency (MHz):** 100 MHz
  - Reset Source:** PCIe User Reset
- AXI Interface:**
  - AXI Data Width:** 512 bit
  - AXI Clock Frequency:** 250
- DMA Interface options:**
  - DMA Interface Selection:** AXI Stream
  - ☐ AXI-Lite Slave Interface
  - Number of Queues (upto 2048):** 2048 [1 - 2048]
- Bridge Interface options:**
  - ☐ Enable Bridge Slave Mode



## Capabilities Tab:

- Enable SRIOV Capability
- Total Physical Functions: 4

Basic	Capabilities	PCIe : BARS	SRIOV Config	SRIOV VF BARS	PCIe : MISC	PCIe : DMA	Debug Options	Shared Logic	GT Settings																																								
<b>SRIOV Capabilities</b> <input checked="" type="checkbox"/> SRIOV Capability <input checked="" type="checkbox"/> Enable FLR <input checked="" type="checkbox"/> Enable Mailbox among functions																																																	
<b>Physical Functions</b> Total Physical Functions: 4																																																	
<b>PF - ID Initial Values</b> <table border="1"> <thead> <tr> <th>PF#</th> <th>Vendor ID</th> <th>Device ID</th> <th>Revision ID</th> <th>Subsystem Vendor ID</th> <th>Subsystem ID</th> </tr> </thead> <tbody> <tr> <td>PF0</td> <td>10EE</td> <td>903F</td> <td>00</td> <td>10EE</td> <td>0007</td> </tr> <tr> <td>PF1</td> <td>10EE</td> <td>913F</td> <td>00</td> <td>10EE</td> <td>0007</td> </tr> <tr> <td>PF2</td> <td>10EE</td> <td>923F</td> <td>00</td> <td>10EE</td> <td>0007</td> </tr> <tr> <td>PF3</td> <td>10EE</td> <td>933F</td> <td>00</td> <td>10EE</td> <td>0007</td> </tr> </tbody> </table>										PF#	Vendor ID	Device ID	Revision ID	Subsystem Vendor ID	Subsystem ID	PF0	10EE	903F	00	10EE	0007	PF1	10EE	913F	00	10EE	0007	PF2	10EE	923F	00	10EE	0007	PF3	10EE	933F	00	10EE	0007										
PF#	Vendor ID	Device ID	Revision ID	Subsystem Vendor ID	Subsystem ID																																												
PF0	10EE	903F	00	10EE	0007																																												
PF1	10EE	913F	00	10EE	0007																																												
PF2	10EE	923F	00	10EE	0007																																												
PF3	10EE	933F	00	10EE	0007																																												
<b>Class Code</b> <table border="1"> <thead> <tr> <th>PF#</th> <th>Use Classcode Lookup Assistant</th> <th>Base Class Menu</th> <th>Base Class Value</th> <th>Subclass Interface Menu</th> <th>Subclass Value</th> <th>Interface Value</th> <th>Class Code</th> </tr> </thead> <tbody> <tr> <td>PF0</td> <td><input type="checkbox"/></td> <td>Memory controller</td> <td>05</td> <td>Other memory cont...</td> <td>80</td> <td>00</td> <td>058000</td> </tr> <tr> <td>PF1</td> <td><input type="checkbox"/></td> <td>Memory controller</td> <td>05</td> <td>Other memory cont...</td> <td>80</td> <td>00</td> <td>058000</td> </tr> <tr> <td>PF2</td> <td><input type="checkbox"/></td> <td>Memory controller</td> <td>05</td> <td>Other memory cont...</td> <td>80</td> <td>00</td> <td>058000</td> </tr> <tr> <td>PF3</td> <td><input type="checkbox"/></td> <td>Memory controller</td> <td>05</td> <td>Other memory cont...</td> <td>80</td> <td>00</td> <td>058000</td> </tr> </tbody> </table>										PF#	Use Classcode Lookup Assistant	Base Class Menu	Base Class Value	Subclass Interface Menu	Subclass Value	Interface Value	Class Code	PF0	<input type="checkbox"/>	Memory controller	05	Other memory cont...	80	00	058000	PF1	<input type="checkbox"/>	Memory controller	05	Other memory cont...	80	00	058000	PF2	<input type="checkbox"/>	Memory controller	05	Other memory cont...	80	00	058000	PF3	<input type="checkbox"/>	Memory controller	05	Other memory cont...	80	00	058000
PF#	Use Classcode Lookup Assistant	Base Class Menu	Base Class Value	Subclass Interface Menu	Subclass Value	Interface Value	Class Code																																										
PF0	<input type="checkbox"/>	Memory controller	05	Other memory cont...	80	00	058000																																										
PF1	<input type="checkbox"/>	Memory controller	05	Other memory cont...	80	00	058000																																										
PF2	<input type="checkbox"/>	Memory controller	05	Other memory cont...	80	00	058000																																										
PF3	<input type="checkbox"/>	Memory controller	05	Other memory cont...	80	00	058000																																										

## SRIOV Config:

- Number of PF0 VFs: 4
- Number of PF2 VFs: 4


Basic	Capabilities	PCIe : BARS	SRIOV Config	SRIOV VF BARS	PCIe : MISC	PCIe : DMA	Debug Options	Shared Logic	GT Settings
<b>General SRIOV Config</b> First VF Offset: 4									
<b>PF0 SRIOV Config</b> Cap Version: 1 Range: 0..F Number of PF0 VF's: 4 PF Dependency Link: 0000 Range: 0000..FFFF First VF Offset: 4 VF Device ID: A03F Range: 0000..FFFF Supported Page Size: 00000553 Range: 00000000..FFFFFFFF					<b>PF1 SRIOV Config</b> Cap Version: 1 Range: 0..F Number of PF1 VF's: 0 PF Dependency Link: 0001 Range: 0000..FFFF First VF Offset: 0 VF Device ID: A13F Range: 0000..FFFF Supported Page Size: 00000553 Range: 00000000..FFFFFFFF				
<b>PF2 SRIOV Config</b> Cap Version: 1 Range: 0..F Number of PF2 VF's: 4 PF2 Dependency Link: 0002 Range: 0000..FFFF First VF Offset: 6 VF Device ID: A23F Range: 0000..FFFF Supported Page Size: 00000553 Range: 00000000..FFFFFFFF					<b>PF3 SRIOV Config</b> Cap Version: 1 Range: 0..F Number of PF3 VF's: 0 PF Dependency Link: 0003 Range: 0000..FFFF First VF Offset: 0 VF Device ID: A33F Range: 0000..FFFF Supported Page Size: 00000553 Range: 00000000..FFFFFFFF				

**Note:** The Reference Design used in this report is an SRIOV capable design with 4PFs and 252VFs. It is not mandatory to enable this feature to use the reference design or achieve the performance reported in this document.

© Copyright 2023 Xilinx



1. Run the following command in the Tcl console to enable Performance Reference Design:  
`set_property CONFIG.performance_exdes {true} [get_ips <QDMA_ip_name>]`
2. Right click the QDMA IP and choose “Open IP Example Design”





## Measurement

For DPDK driver performance analysis, below performance measurements are taken with dpdk-pktgen and testpmd DPDK applications on PF-0 and VF-0 for this report.

- ST Mode DMA Performance of PF-0 on Host (i.e. Run DPDK performance application on the PF-0 in the Host):
  - C2H only DMA performance using dpdk-pktgen application
  - H2C only DMA performance using dpdk-pktgen application
  - Bi-directional (forwarding) DMA performance using testpmd application
- ST Mode DMA Performance of VF-0 on VM (i.e. Run DPDK application on the PF-0 in the Host which is mainly used for mailbox communication and run DPDK performance application on the VF-0 in the VM):
  - C2H only DMA performance using dpdk-pktgen application
  - H2C only DMA performance using dpdk-pktgen application
  - Bi-directional (forwarding) DMA performance using testpmd application

For Linux Kernel Reference Driver performance analysis, below performance measurements are taken with the dma-perf tool on PF-0 for host tests and 1 VF created on PF0 for VM tests with driver in the auto (i.e., interrupt aggregation + poll) mode for this report.

- ST Mode DMA Performance
  - ST-C2H only
  - ST-H2C only
  - ST-H2C & ST-C2H bi-directional
- MM Mode DMA Performance with BRAM Design
  - MM-C2H only
  - MM-H2C only
  - MM-H2C & MM-C2H bi-directional

## DMA Overheads

The PCIe bandwidth utilization is higher than DMA bandwidth as this number excludes PCIe protocol overheads. In addition to PCIe overhead, DMA will have its own overhead to communicate with the driver as listed below.

- CIDX update by driver affects C2H and forwarding performance
- PIDX update by driver affects H2C and forwarding performance
- 16B H2C descriptor affects H2C and forwarding performance
- 8B C2H descriptor affects C2H and forwarding performance
- C2H completion can be 8B or 16B or 32B or 64B sent for every packet to pass the meta-data.
- Status descriptor writes affect both C2H and H2C performance
- Memory controller overhead in Memory-mapped mode.

When possible, QDMA reduces various TLP overheads by coalescing reads and writes. QDMA is highly customizable, the overheads can be reduced by customizing the solution to be specific to an application.

## DMA Bandwidth Performance Measurement

The packets per second (PPS) numbers reported by the application are noted and the DMA bandwidth performance is calculated as below:

- ***DMA Bandwidth Performance = PPS \* DMA Packet size in bytes \* 8***

For NIC use case the performance can be extrapolated as follows:

© Copyright 2023 Xilinx





- 
- ***Ethernet Performance = PPS \* (DMA Packet size in bytes + Preamble bytes + Inter-frame gap bytes + FCS) \* 8***

Every Ethernet packet includes Preamble of 8 bytes, Inter-frame Gap of 12 bytes, FCS of 4 bytes and the DMA packet size can be 4 bytes less than the network packet size as the FCS 4 bytes can be stripped off by the MAC and as a result are not DMA'ed.

## Latency Measurement

Latency measurement is calculated using the performance counters provided by the Traffic Generator Reference Design. The reference design maintains the minimum and average latency counters. It determines the time taken for a packet to traverse from the C2H path to the H2C path via the testpmd application using a 64-bit timestamp embedded in the packet.



## Test Environment

The test setup is as outlined in **Figure 1**. Table 2 lists the AMD system settings used for the performance measurement.

Item	Description
<b>CPU</b>	AMD EPYC 7302 16-Core Processor
<b>Vendor</b>	Supermicro
<b>Model</b>	H12SSW-NT
<b>No of Sockets</b>	1
<b>No of logical Cores</b>	32
<b>Threads Per Core</b>	2
<b>RAM</b>	64GB (8 x 8GB, Fully populated DIMMS)
<b>DUT</b>	Xilinx VU9P device based VCU1525 board
<b>Performance design</b>	QDMA 5.0 bitstream
<b>PCIe Setting</b>	MPS=256, MRRS=512, Extended Tag Enabled, Relaxed Ordering Enabled
<b>Additional settings (Recommended)</b>	Fully populated memory channels Use the CPU slot on which PCIe slot is used
<b>Other Setting (Recommended)</b>	Tx queue depth = 2048, Rx queue depth = 2048, Packet buffer size = 4096, Burst size = 64
<b>Operating System</b>	Ubuntu 18.04.4 LTS, Kernel 4.15.0-166-generic
<b>Linux Driver Specific Settings</b>	
<b>Boot setting for Linux driver</b>	iommu=pt amd_iommu=on nohz=off numa_balancing=disable nmi_watchdog=1 audit=0 nosoftlockup hpet=disable tsc=reliable selinux=0 processor.max_cstate=0 pci=realloc
<b>BIOS Version</b>	V1.1
<b>BIOS setting</b>	ACS, IOMMU, ARI, AER enabled. SMU Common Options -> "Determinism Control" set to <i>Performance</i>
<b>VM Settings for Linux VF Performance</b>	VM RAM = 32G, Number of cores for VM = 32
<b>DPDK driver specific settings:</b>	
<b>Boot Setting</b>	default_hugepagesz=1GB hugepagesz=1G hugepages=30 iommu=pt amd_iommu=on pci=realloc
<b>DPDK Version</b>	22.11
<b>Performance setting</b>	isolcpus=1-16 Disable iptables/ip6tables service Disable irqbalance service Disable cpuspeed service Point scaling-governor to performance

**Table 1: Performance System Settings for AMD setup**

*There could be some variation in performance with other AMD setups based on system settings.*

Table 2 lists the Intel system settings used for the performance measurement.

Item	Description
<b>CPU</b>	Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz
<b>Vendor</b>	Supermicro



<b>Model</b>	X11SPi-TF
<b>No of Sockets</b>	1
<b>Number of Physical Cores</b>	28
<b>Threads Per Core</b>	2
<b>No of logical Cores</b>	56
<b>RAM</b>	48GB (6 x 8GB)
<b>DUT</b>	Xilinx VU9P device based VCU1525 board
<b>PCIe Setting</b>	MPS=256, MRRS=512, Extended Tag Enabled, Relaxed Ordering Enabled
<b>Additional settings (Recommended)</b>	Fully populated memory channels Use the CPU slot on which PCIe slot is used
<b>Other Setting (Recommended)</b>	Tx queue depth = 2048, Rx queue depth = 2048, Packet buffer size = 4096, Burst size = 64
<b>Operating System</b>	Ubuntu 20.04.3 LTS, Kernel 5.4.0-109-generic
<b>Linux Driver Specific Settings</b>	
<b>Boot Setting</b>	"intel_idle.max_cstate=0 processor.max_cstate=0 intel_pstate=disable rcu_nocb_poll audit=0 pci=realloc nosoftlockup iommu=pt intel_iommu=on"
<b>BIOS Version</b>	2.1
<b>BIOS Settings</b>	ACS, IOMMU, ARI enabled. Power Technology is set to Custom, Power Performance Tuning – OS controls EPB
<b>VM Settings for Linux VF Performance</b>	VM RAM = 32G, Number of cores for VM = 32
<b>DPDK driver specific settings:</b>	
<b>Boot Setting</b>	default_hugepagesz=1GB hugepagesz=1G hugepages=30 iommu=pt intel_iommu=on pci=realloc transparent_hugepages=never isolcpus=0-16 rcu_nocbs=0-16 nohz=on nohz_full=0-16 numa_balancing=disable nmi_watchdog=1 audit=0 nosoftlockup hpet=disable tsc=reliable selinux=0
<b>DPDK Version</b>	22.11
<b>Performance setting</b>	Disable iptables/ip6tables service Disable irqbalance service Disable cpuspeed service Point scaling-governor to performance

**Table 2: Performance System Settings for Intel Setup**

*There could be some variation in performance with other Intel setups based on system settings.*

Following are the additional DPDK Performance tuning settings that could be used.

## PCIe MRRS

Performance System Settings listed in Table 1 uses PCIe MRRS (Max Read Request) of 512, with which all performance data has been collected. However, depending on the system in use (motherboard, PCIe root ports and its capability, etc.), system specific tuning might be needed. For example, if line-rate is not observed for packet size 4K on a system then, PCIe MRRS could be tuned to 2048.

## CPU isolation and additional kernel settings

If the system in use runs additional apps then, it is always good to set aside CPU cores for dpdk workload. Below additional kernel command-line parameters could be added to GRUB boot settings:

```
isolcpus=1-<n> nohz_full=1-<n> rcu_nocbs=1-<n>
```



where:

`isolcpus` isolates cpus 1 to <n> from kernel scheduling so that they are set aside for dedicated tasks like `dppk`.

`nohz_full` will put cpus 1 to <n> in adaptive-ticks mode so as not to interrupt them with scheduling-clock interrupts.

`rcu_nocbs` will fence off cpus 1 to <n> from random interruptions of softirq RCU callbacks.

Now, use from these CPUs 1 to <n> in DPDK testpmd, pktgen command-lines to make sure that the DPDK apps use these dedicated CPUs.

## Disable CPU power savings from kernel command-line

Sometimes, disabling CPU power savings from BIOS alone may not always make the CPU(s) run on full horse-power. As an additional confirmation, disable power savings from kernel command-line too

```
processor.max_cstate=0 intel_idle.max_cstate=0 intel_pstate=disable
```

Above will disable power savings on CPUs and disable `intel_idle` as well as `intel_pstate` cpu frequency scaling driver. Further, always double-confirm from `'cat /proc/cpuinfo | grep -i Mhz'` output that all the intended CPUs are operating at max speed.

### NOTE:

1. Above tuning parameters may not always be needed. And one should be thoroughly aware about the system in use, and the kind of apps/workload running on the system before applying any of these parameters.
2. Some parameters are specific to Intel x86-64 and may not work for ARM, PPC or AMD based systems. Always consult respective CPU's manual and related Linux parameters for the same.
3. These parameters were NOT used for the performance numbers published in this guide.



## Ispci output

```
65:00.0 Memory controller: Xilinx Corporation Device 900f
Subsystem: Xilinx Corporation Device 0007
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINU- UGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx+
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEUSEL=fast >IAbort- <IAbort- <MAbort- >SERR- <PERR- INTx-
Latency: 0, Cache Line Size: 32 bytes
Interrupt: pin A routed to IRQ 308
Region 0: Memory at 38bffff60000 (64-bit, prefetchable) [size=128K]
Region 2: Memory at 38bffffd3000 (64-bit, prefetchable) [size=4K]
Capabilities: [40] Power Management version 3
    Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-)
    Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-
Capabilities: [60] MSI-X: Enable+ Count=8 Masked-
    Vector table: BAR=0 offset=00010000
    PBA: BAR=0 offset=00014000
Capabilities: [70] Express (v2) Endpoint, MSI 00
    DevCap: MaxPayload 1024 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us
    ExtTag+ AttnBtn- AttnInd- PwrInd- RBE+ FLReset+ SlotPowerLimit 0.000W
    DevCtl: Report errors: Correctable+ Non-Fatal+ Fatal+ Unsupported-
    RixdOrd+ ExtTag+ PhantFunc- AuxPwr- NoSnoop+ FLReset-
    MaxPayload 256 bytes, MaxReadReq 512 bytes
    DevSta: CorrErr+ UncorrErr- FatalErr- UnsuppReq+ AuxPwr- TransPend+
    LnkCap: Port #0, Speed 8GT/s, Width x16, ASPM not supported, Exit Latency L0s unlimited, L1 unlimited
    ClockPM- Surprise- LLActRep- BwNot- ASPMOptComp+
    LnkCtl: ASPM Disabled; RCB 64 bytes Disabled- CommClk+
    ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-
    LnkSta: Speed 8GT/s, Width x16, TrErr- Train- SlotClk+ DLActive- BWMgmt- ABWMgmt-
    DevCap2: Completion Timeout: Range BC, TimeoutDis+, LTR-, OBFF Not Supported
    DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled
    LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis-
    Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-
    Compliance De-emphasis: -6dB
    LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete+, EqualizationPhase1+
    EqualizationPhase2+, EqualizationPhase3+, LinkEqualizationRequest-
Capabilities: [100] v11 Advanced Error Reporting
    UESta: DLP- SDES- TLP- FCP- CplltIO- CplltAbrt- UnxCmpl- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol-
    UEMsk: DLP- SDES- TLP- FCP- CplltIO- CplltAbrt- UnxCmpl- RxOF- MalfTLP- ECRC- UnsupReq+ ACSViol-
    UESwt: DLP+ SDES+ TLP- FCP+ CplltIO- CplltAbrt- UnxCmpl- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol-
    CESTa: RxErr- BadTLP- BadDLLP- Rollover- Timeout- NonFatalErr+
    CEMsk: RxErr- BadTLP- BadDLLP- Rollover- Timeout- NonFatalErr+
    AERCap: First Error Pointer: 00, GenCap- CGenEn- ChkCap- ChkEn-
Capabilities: [140] v11 Single Root I/O Virtualization (SR-IOV)
    IOVCap: Migration-, Interrupt Message Number: 000
    IOVCtl: Enable- Migration- Interrupt- MSE- ARIHierarchy+
    IOVSta: Migration-
    Initial UFs: 4, Total UFs: 4, Number of UFs: 0, Function Dependency Link: 00
    UF offset: 4, stride: 1, Device ID: a03f
    Supported Page Size: 00000553, System Page Size: 00000001
    Region 0: Memory at 000038bffffb0000 (64-bit, prefetchable)
    Region 2: Memory at 000038bffffcc000 (64-bit, prefetchable)
    UF Migration: offset: 00000000, BIR: 0
Capabilities: [180] v11 Alternative Routing-ID Interpretation (ARI)
    ARICap: MFUC- ACS-, Next Function: 1
    ARICtl: MFUC- ACS-, Function Group: 0
Capabilities: [1c0] v11 #19
Kernel driver in use: igb_uio
```

Figure 2: Ispci output of the PCIe function being tested



## QDMA Settings

The QDMA IP is highly configurable. This section lists only a subset of the available settings limited to the tests carried out in this report.

Configuration Option		Description
<b>Number of Queues</b>		The QDMA IP supports up to 2048 queues. The number of queues for a given test are specified when starting the software application. <b>Benchmarking is done for 1, 2, 4 and 8 queues.</b>
<b>Packet Size</b>		Tests accept a range of packet sizes along with a packet size increment. <b>Benchmarking is done with packet size in the range of 64B to 4KB for streaming queue performance and 64B to 32KB for memory mapped queue performance</b>
<b>Completion Descriptor size</b>		Completion queue descriptors can be configured to 8-byte, 16-byte, 32-byte or 64-byte. <b>Benchmarking is done with 16B descriptor format.</b>
<b>Descriptor Prefetch</b>		Prefetch causes descriptors to be opportunistically prefetched so that descriptors are available before the packet is received. <b>Benchmarking is done with prefetch enabled.</b>
<b>Prefetch Cache depth</b>		Prefetch cache depth is selectable from Vivado when building the design. Supported values are 8, 16, 32, 64. The Prefetch cache can support that many active queues at any given time. <b>Benchmarking is done with prefetch cache depth set to 64.</b>
<b>Completion Buffer depth</b>	<b>Coalesce</b>	Completion coalesce buffer depth is selectable from Vivado when building the design. Supported values are 8, 16, 32. <b>Benchmarking is done with completion coalesce buffer depth set to 32.</b>

Table 3: QDMA Settings



## Performance Benchmark Results

### DPDK Driver

This section provides the performance results captured using DPDK driver in streaming mode using the customized bitstream provided in release package.

QDMA currently has a limitation that the packet buffers be aligned to 256 bytes boundary for optimal DMA performance. Since the mbuf data pointers in DPDK need not be aligned to 256 bytes boundary, the higher packet size performance for DPDK reported below is slightly lower than that reported for Linux driver. This alignment limitation in QDMA IP will be fixed in future IP releases.

### Streaming Mode C2H and H2C performance test

Below dpdk-pktgen command-lines were used for performance measurement.

- The '-9' option is the extension added by Xilinx to enable dpdk-pktgen to support packet sizes beyond 1518 bytes.
- The dpdk-pktgen application was also modified to disable the packet classification.

The '-a' EAL option is specified to enable or disable prefetch and to change the completion descriptor length.

In the table below, 3b:00.0 represents PCIe function in "bus:device.function" format.

# of queues	dpdk-pktgen command line
1	<code>./build/app/pktgen -l 0-2 -n 4 -a 3b:00.0,desc_prefetch=1,cmpt_desc_len=16 -- -P -m "[1:2].0" -9</code>
2	<code>./build/app/pktgen -l 0-4 -n 4 -a 3b:00.0,desc_prefetch=1,cmpt_desc_len=16 -- -P -m "[1-2:3-4].0" -9</code>
4	<code>./build/app/pktgen -l 0-8 -n 4 -a 3b:00.0,desc_prefetch=1,cmpt_desc_len=16 -- -P -m "[1-4:5-8].0" -9</code>
8	<code>./build/app/pktgen -l 0-16 -n 4 -a 3b:00.0,desc_prefetch=1,cmpt_desc_len=16 -- -P -m "[1-8:9-16].0" -9</code>

**Table 4: Command-line for dpdk-pktgen application**

For H2C performance tests the C2H traffic is disabled and H2C packets are generated using dpdk-pktgen application. The EAL option (-a) is **not** required to be specified in the command lines.

### Streaming Mode Forwarding performance test

The testpmd application is executed with the below command-line options for different queue configurations.

# of queues	testpmd command line
-------------	----------------------



1	<code>./build/app/testpmd -cf -n4 -a 3b:00.0,desc_prefetch=1,cmpt_desc_len=16 -- -i --nb-cores=2 --rxq=1 --txq=1 --rxd=2048 --txd=2048 --burst=64 --mbuf-size=4224</code>
2	<code>./build/app/testpmd -cff -n4 -a 3b:00.0,desc_prefetch=1,cmpt_desc_len=16 -- -i --nb-cores=3 --rxq=2 --txq=2 --rxd=2048 --txd=2048 --burst=64 --mbuf-size=4224</code>
4	<code>./build/app/testpmd -cfff -n4 -a 3b:00.0,desc_prefetch=1,cmpt_desc_len=16 -- -i --nb-cores=5 --rxq=4 --txq=4 --rxd=2048 --txd=2048 --burst=64 --mbuf-size=4224</code>
8	<code>./build/app/testpmd -cffff -n4 -a 3b:00.0,desc_prefetch=1,cmpt_desc_len=16 -- -i --nb-cores=9 --rxq=8 --txq=8 --rxd=2048 --txd=2048 --burst=64 --mbuf-size=4224</code>

Table 5: Command-line for testpmd application

QDMA Performance metrics on AMD System

PF Performance

ST C2H Performance




Figure 3: DPDK Driver – QDMA5.0 PF ST C2H performance in Gbps






Figure 4: DPDK Driver – QDMA5.0 PF ST C2H performance in Mpps

ST H2C Performance




Figure 5: DPDK Driver – QDMA5.0 PF ST H2C Performance in Gbps




Figure 6: DPDK Driver – QDMA5.0 PF ST H2C Performance in Mpps

ST Forwarding Performance




Figure 7: DPDK Driver – QDMA5.0 PF Forwarding performance in Gbps




Figure 8: DPDK Driver – QDMA5.0 PF Forwarding performance in Mpps

Packet Size (Bytes)	8 queues		4 queues		2 queues		1 queue	
	Packet rate (Mpps)	Throughput (Gbps)	Packet rate (Mpps)	Throughput (Gbps)	Packet rate (Mpps)	Throughput (Gbps)	Packet rate (Mpps)	Throughput (Gbps)
64	82.66	42.32	97.61	49.98	71.39	36.55	35.70	18.28
128	64.95	66.51	65.73	67.31	62.48	63.98	31.24	31.99
192	48.91	75.13	49.45	75.96	49.78	76.46	27.77	42.66
256	39.25	80.39	39.61	81.12	39.84	81.59	25.00	51.20
320	32.90	84.22	33.03	84.55	33.20	85.00	22.73	58.18
384	28.21	86.68	28.40	87.23	28.56	87.74	20.83	64.00
448	24.72	88.59	24.93	89.34	24.96	89.47	19.23	68.92
512	21.98	90.03	22.17	90.80	22.19	90.87	17.86	73.14
576	19.81	91.26	19.93	91.83	20.01	92.19	16.67	76.80
640	17.98	92.04	18.12	92.76	18.21	93.21	15.63	80.00
704	16.45	92.64	16.60	93.51	16.70	94.04	14.71	82.82
768	15.13	92.94	15.34	94.23	15.43	94.81	13.89	85.33
832	13.99	93.14	14.32	95.31	14.36	95.55	13.16	87.58
896	13.09	93.81	13.36	95.76	13.41	96.09	12.50	89.60
960	12.22	93.82	12.51	96.07	12.56	96.49	11.90	91.43
1024	11.51	94.26	11.79	96.55	11.82	96.81	11.36	93.09
1088	10.87	94.58	11.14	96.92	11.17	97.22	10.87	94.61
1152	10.12	93.22	10.54	97.14	10.59	97.57	10.42	96.00

© Copyright 2023 Xilinx



1216	9.80	95.35	10.01	97.40	10.06	97.90	10.00	97.28
1280	9.33	95.54	9.55	97.77	9.59	98.24	9.62	98.46
1344	8.89	95.59	9.13	98.13	9.17	98.55	9.19	98.80
1408	8.51	95.81	8.74	98.47	8.77	98.82	8.80	99.12
1472	8.20	96.61	8.39	98.80	8.41	99.09	8.45	99.46
1536	7.88	96.86	8.07	99.11	8.08	99.34	8.12	99.75
1600	7.43	95.15	7.76	99.39	7.78	99.60	7.81	100.00
1664	7.35	97.84	7.49	99.65	7.50	99.83	7.53	100.23
1728	7.18	99.31	7.23	99.93	7.24	100.09	7.27	100.43
1792	6.96	99.73	6.99	100.20	7.00	100.32	7.02	100.66
1856	6.74	100.09	6.76	100.44	6.77	100.52	6.79	100.83
1920	6.53	100.35	6.55	100.64	6.55	100.59	6.57	100.93
1984	6.34	100.67	6.35	100.77	6.34	100.67	6.36	101.00
2048	6.14	100.57	6.16	100.90	6.16	101.01	6.17	101.04
2112	5.94	100.29	5.97	100.94	5.96	100.63	5.98	101.03
2176	5.75	100.05	5.76	100.29	5.76	100.19	5.80	100.94
2240	5.57	99.90	5.56	99.66	5.56	99.62	5.60	100.39
2304	5.40	99.53	5.37	99.02	5.37	98.98	5.42	99.82
2368	5.23	99.14	5.19	98.32	5.19	98.24	5.24	99.20
2432	5.08	98.78	5.02	97.74	5.02	97.71	5.08	98.83
2496	4.95	98.83	4.88	97.37	4.87	97.25	4.94	98.56
2560	4.81	98.56	4.75	97.31	4.75	97.19	4.80	98.29
2624	4.71	98.86	4.66	97.74	4.65	97.64	4.69	98.37
2688	4.60	98.91	4.57	98.37	4.57	98.27	4.60	98.86
2752	4.52	99.50	4.52	99.42	4.50	99.10	4.53	99.68
2816	4.43	99.82	4.46	100.54	4.45	100.25	4.48	100.93
2880	4.36	100.36	4.42	101.79	4.41	101.50	4.42	101.82
2944	4.28	100.70	4.32	101.77	4.32	101.77	4.33	101.95
3008	4.20	101.08	4.23	101.87	4.23	101.89	4.24	102.06
3072	4.12	101.24	4.15	101.97	4.15	102.02	4.16	102.18
3136	4.05	101.60	4.07	102.10	4.07	102.14	4.08	102.27
3200	3.97	101.68	3.99	102.19	4.00	102.29	4.00	102.40
3264	3.89	101.62	3.92	102.31	3.92	102.36	3.93	102.51
3328	3.83	101.86	3.85	102.43	3.85	102.47	3.85	102.60
3392	3.76	101.91	3.78	102.52	3.78	102.58	3.78	102.68
3456	3.68	101.76	3.71	102.61	3.71	102.67	3.72	102.78
3520	3.62	101.83	3.65	102.69	3.65	102.76	3.65	102.88
3584	3.55	101.85	3.58	102.77	3.59	102.86	3.59	102.97
3648	3.49	101.88	3.52	102.84	3.53	102.96	3.53	103.03
3712	3.43	101.73	3.47	102.92	3.47	103.03	3.47	103.11
3776	3.37	101.67	3.41	102.98	3.41	103.11	3.42	103.17
3840	3.31	101.73	3.35	103.05	3.36	103.19	3.36	103.22
3904	3.26	101.71	3.30	103.12	3.31	103.26	3.31	103.27



3968	3.20	101.68	3.25	103.19	3.26	103.34	3.25	103.32
4032	3.14	101.26	3.21	103.41	3.21	103.41	3.20	103.38
4096	3.09	101.27	3.14	103.03	3.16	103.48	3.16	103.44

Table 6: DPDK Driver – QDMA5.0 PF Forwarding performance test results

QDMA Performance metrics on Intel System

PF Performance

ST C2H Performance




Figure 9: DPDK Driver – QDMA5.0 PF ST C2H performance in Gbps




Figure 10: DPDK Driver – QDMA5.0 PF ST C2H performance in Mpps

ST H2C Performance




Figure 11: DPDK Driver – QDMA5.0 PF ST H2C Performance in Gbps

© Copyright 2023 Xilinx




Figure 12: DPDK Driver – QDMA5.0 PF ST H2C Performance in Mpps

ST Forwarding Performance






Figure 13: DPDK Driver – QDMA5.0 PF Forwarding performance in Gbps




Figure 14: DPDK Driver – QDMA5.0 PF Forwarding performance in Mpps

Packet Size (Bytes)	8 queues		4 queues		2 queues		1 queue	
	Packet rate (Mpps)	Throughput (Gbps)	Packet rate (Mpps)	Throughput (Gbps)	Packet rate (Mpps)	Throughput (Gbps)	Packet rate (Mpps)	Throughput (Gbps)
64	82.66	42.32	97.61	49.98	71.39	36.55	35.70	18.28
128	64.95	66.51	65.73	67.31	62.48	63.98	31.24	31.99
192	48.91	75.13	49.45	75.96	49.78	76.46	27.77	42.66
256	39.25	80.39	39.61	81.12	39.84	81.59	25.00	51.20
320	32.90	84.22	33.03	84.55	33.20	85.00	22.73	58.18
384	28.21	86.68	28.40	87.23	28.56	87.74	20.83	64.00
448	24.72	88.59	24.93	89.34	24.96	89.47	19.23	68.92
512	21.98	90.03	22.17	90.80	22.19	90.87	17.86	73.14
576	19.81	91.26	19.93	91.83	20.01	92.19	16.67	76.80
640	17.98	92.04	18.12	92.76	18.21	93.21	15.63	80.00
704	16.45	92.64	16.60	93.51	16.70	94.04	14.71	82.82
768	15.13	92.94	15.34	94.23	15.43	94.81	13.89	85.33
832	13.99	93.14	14.32	95.31	14.36	95.55	13.16	87.58
896	13.09	93.81	13.36	95.76	13.41	96.09	12.50	89.60
960	12.22	93.82	12.51	96.07	12.56	96.49	11.90	91.43
1024	11.51	94.26	11.79	96.55	11.82	96.81	11.36	93.09





1088	10.87	94.58	11.14	96.92	11.17	97.22	10.87	94.61
1152	10.12	93.22	10.54	97.14	10.59	97.57	10.42	96.00
1216	9.80	95.35	10.01	97.40	10.06	97.90	10.00	97.28
1280	9.33	95.54	9.55	97.77	9.59	98.24	9.62	98.46
1344	8.89	95.59	9.13	98.13	9.17	98.55	9.19	98.80
1408	8.51	95.81	8.74	98.47	8.77	98.82	8.80	99.12
1472	8.20	96.61	8.39	98.80	8.41	99.09	8.45	99.46
1536	7.88	96.86	8.07	99.11	8.08	99.34	8.12	99.75
1600	7.43	95.15	7.76	99.39	7.78	99.60	7.81	100.00
1664	7.35	97.84	7.49	99.65	7.50	99.83	7.53	100.23
1728	7.18	99.31	7.23	99.93	7.24	100.09	7.27	100.43
1792	6.96	99.73	6.99	100.20	7.00	100.32	7.02	100.66
1856	6.74	100.09	6.76	100.44	6.77	100.52	6.79	100.83
1920	6.53	100.35	6.55	100.64	6.55	100.59	6.57	100.93
1984	6.34	100.67	6.35	100.77	6.34	100.67	6.36	101.00
2048	6.14	100.57	6.16	100.90	6.16	101.01	6.17	101.04
2112	5.94	100.29	5.97	100.94	5.96	100.63	5.98	101.03
2176	5.75	100.05	5.76	100.29	5.76	100.19	5.80	100.94
2240	5.57	99.90	5.56	99.66	5.56	99.62	5.60	100.39
2304	5.40	99.53	5.37	99.02	5.37	98.98	5.42	99.82
2368	5.23	99.14	5.19	98.32	5.19	98.24	5.24	99.20
2432	5.08	98.78	5.02	97.74	5.02	97.71	5.08	98.83
2496	4.95	98.83	4.88	97.37	4.87	97.25	4.94	98.56
2560	4.81	98.56	4.75	97.31	4.75	97.19	4.80	98.29
2624	4.71	98.86	4.66	97.74	4.65	97.64	4.69	98.37
2688	4.60	98.91	4.57	98.37	4.57	98.27	4.60	98.86
2752	4.52	99.50	4.52	99.42	4.50	99.10	4.53	99.68
2816	4.43	99.82	4.46	100.54	4.45	100.25	4.48	100.93
2880	4.36	100.36	4.42	101.79	4.41	101.50	4.42	101.82
2944	4.28	100.70	4.32	101.77	4.32	101.77	4.33	101.95
3008	4.20	101.08	4.23	101.87	4.23	101.89	4.24	102.06
3072	4.12	101.24	4.15	101.97	4.15	102.02	4.16	102.18
3136	4.05	101.60	4.07	102.10	4.07	102.14	4.08	102.27
3200	3.97	101.68	3.99	102.19	4.00	102.29	4.00	102.40
3264	3.89	101.62	3.92	102.31	3.92	102.36	3.93	102.51
3328	3.83	101.86	3.85	102.43	3.85	102.47	3.85	102.60
3392	3.76	101.91	3.78	102.52	3.78	102.58	3.78	102.68
3456	3.68	101.76	3.71	102.61	3.71	102.67	3.72	102.78
3520	3.62	101.83	3.65	102.69	3.65	102.76	3.65	102.88
3584	3.55	101.85	3.58	102.77	3.59	102.86	3.59	102.97
3648	3.49	101.88	3.52	102.84	3.53	102.96	3.53	103.03
3712	3.43	101.73	3.47	102.92	3.47	103.03	3.47	103.11
3776	3.37	101.67	3.41	102.98	3.41	103.11	3.42	103.17



3840	3.31	101.73	3.35	103.05	3.36	103.19	3.36	103.22
3904	3.26	101.71	3.30	103.12	3.31	103.26	3.31	103.27
3968	3.20	101.68	3.25	103.19	3.26	103.34	3.25	103.32
4032	3.14	101.26	3.21	103.41	3.21	103.41	3.20	103.38
4096	3.09	101.27	3.14	103.03	3.16	103.48	3.16	103.44

Table 7: DPDK Driver – QDMA5.0 PF Forwarding performance test results



## Latency Measurements

The provided Reference Design and Bitfile can be used to measure latency in any system when traffic is ongoing. When it is enabled, C2H data payload will be replaced with a known counter value (as a timestamp) and will be measured on the H2C side once the testpmd application has looped the data back. The difference in value between the data payload received at the H2C side and the current counter value will be the sum of C2H and H2C latency.

Latency measurement can be done by following these steps:

- Set the number of clock cycles within each **Measurement window** (see register offset below). The counters will gather data within this time window and take a snapshot of the result for users to read. Default value is 1s (0xEE6B280).
  - **Note:** The user must make sure to wait long enough for the measurement window to fill up completely after reset or in between readings before reading the next counter values, otherwise zero or the previous value will be returned.
  - All eight (8) counters must be read at least once, or reset through the Control register, before a new reading will be presented
- Set the mode bit [1] in **Control** (see register offset below) to 1 to allow continuous packet measurement. A value of 0 is currently not supported (reserved).
- Set the reset bit [0] in **Control** (see register offset below) to 1 and then 0 to reset the counters and start measurement.

The module will have four different measurement counters:

- **Max\_latency:** Max latency number measured within the measurement window.
- **Min\_latency:** Min latency number measured within the measurement window.
- **Sum\_latency:** Sum of all latency numbers measured within the measurement window.
- **Pkt\_rcvd:** Number of packets received within the measurement window.

**Note:** Average latency can be measured by taking the sum\_latency divided by pkt\_rcvd.

Latency Counters Register Offset:

- **0x104:** Measurement window [63:32]
- **0x100:** Measurement window [31:0]
- **0x108:** Control
- **0x110:** Max\_latency [63:32]
- **0x10C:** Max\_latency [31:0]
- **0x118:** Min\_latency [63:32]
- **0x114:** Min\_latency [31:0]
- **0x120:** Sum\_latency [63:32]
- **0x11C:** Sum\_latency [31:0]
- **0x128:** Pkt\_rcvd [63:32]
- **0x124:** Pkt\_rcvd [31:0]



## Linux Kernel Reference Driver

The data below are collected with indirect interrupt (i.e., interrupt aggregation) mode.

### Streaming Mode Performance

The dma-perf config files used for the below streaming mode tests are part of the linux reference kernel driver source, hosted at GitHub [https://github.com/Xilinx/dma\\_ip\\_drivers](https://github.com/Xilinx/dma_ip_drivers), under directory QDMA/linux-kernel/apps/dma-perf/dmaperf\_config

- C2H unidirectional: st-c2h-pfetch1.zip
- H2C unidirectional: st-h2c.zip
- C2H & H2C bi-directional: st-bi.zip

### QDMA Performance metrics on AMD System

#### PF Performance




Figure 15: Linux Kernel Reference Driver – QDMA5.0 ST C2H Unidirectional Performance




Figure 16 Linux Kernel Reference Driver – QDMA5.0 ST H2C Unidirectional performance

The above H2C graph shows the QDMA IP can achieve line rate at small packet size (with 8 queues). When less number of queues are involved the results are not optimal because there are not enough IO requests in flight to fill the pipeline, especially in the single queue scenario. The “dma-perf” tool and the driver are still being optimized for these cases.




Figure 17: Linux Kernel Reference Driver – QDMA5.0 ST combined performance with Bidirectional traffic

Bi-directional ST performance numbers are taken with traffic being enabled in both H2C and C2H direction simultaneously.



VF Performance




Figure 18: Linux Kernel Reference Driver – QDMA5.0 ST VF C2H Unidirectional Performance





Figure 19: Linux Kernel Reference Driver – QDMA5.0 ST VF H2C Unidirectional Performance

The above H2C graph shows the QDMA IP can achieve line rate at small packet size (with 8 queues). When less number of queues are involved the results are not optimal because there are not enough IO requests in flight to fill the pipeline, especially in the single queue scenario. The “dma-perf” tool and the driver are still being optimized for these cases.





**Figure 20: Linux Kernel Reference Driver – QDMA5.0 ST VF combined performance with Bidirectional traffic**

Bi-directional ST performance numbers are taken with traffic being enabled in both H2C and C2H direction simultaneously.



QDMA Performance metrics on Intel System

PF Performance





Figure 21: Linux Kernel Reference Driver – QDMA5.0 ST C2H Unidirectional Performance






Figure 23: Linux Kernel Reference Driver – QDMA5.0 ST combined performance with Bidirectional traffic

Bi-directional ST performance numbers are taken with traffic being enabled in both H2C and C2H direction simultaneously.



VF Performance




Figure 24: Linux Kernel Reference Driver – QDMA5.0 ST VF C2H Unidirectional Performance





Figure 25: Linux Kernel Reference Driver – QDMA5.0 ST VF H2C Unidirectional Performance

The above H2C graph shows the QDMA IP can achieve line rate at small packet size (with 8 queues). When less number of queues are involved the results are not optimal because there are not enough IO requests in flight to fill the pipeline, especially in the single queue scenario. The “dma-perf” tool and the driver are still being optimized for these cases.



**Figure 26: Linux Kernel Reference Driver – QDMA5.0 ST VF combined performance with Bidirectional traffic**

Bi-directional ST performance numbers are taken with traffic being enabled in both H2C and C2H direction simultaneously.

## Memory Mapped Mode Performance BRAM Design

The data below are collected with BRAM. If using DDR memory the memory controller overhead needs to be taken into consideration.

The dma-perf config files used for the above memory-map mode tests are part of the linux reference kernel driver source, hosted at GitHub [https://github.com/Xilinx/dma\\_ip\\_drivers](https://github.com/Xilinx/dma_ip_drivers), under directory QDMA/linux-kernel/apps/dma-perf/dmaperf\_config:

- C2H unidirectional: mm-c2h.zip
- H2C unidirectional: mm-h2c.zip
- C2H & H2C bi-directional: mm-bi.zip



QDMA Performance metrics on AMD System

PF Performance




Figure 27: Linux Kernel Reference Driver –QDMA 5.0 BRAM design MM C2H unidirectional performance







Figure 28: Linux Kernel Reference Driver – QDMA5.0 BRAM design MM H2C unidirectional performance



**Figure 29: Linux Kernel Reference Driver – QDMA 5.0 BRAM design MM combined bidirectional performance**

Bi-directional MM performance numbers are taken with traffic being enabled in both H2C and C2H direction simultaneously.



VF Performance




Figure 21: Linux Kernel Reference Driver –QDMA5.0 VF BRAM design MM C2H unidirectional performance






Figure 31: Linux Kernel Reference Driver – QDMA5.0 VF BRAM design VF MM H2C unidirectional performance




Figure 32: Linux Kernel Reference Driver – QDMA 5.0 VF BRAM design MM combined bidirectional performance

Bi-directional MM performance numbers are taken with traffic being enabled in both H2C and C2H direction simultaneously.



QDMA Performance metrics on Intel System

PF Performance




Figure 33: Linux Kernel Reference Driver –QDMA 5.0 BRAM design MM C2H unidirectional performance





Figure 34: Linux Kernel Reference Driver – QDMA5.0 BRAM design MM H2C unidirectional performance



**Figure 35: Linux Kernel Reference Driver – QDMA 5.0 BRAM design MM combined bidirectional performance**

Bi-directional MM performance numbers are taken with traffic being enabled in both H2C and C2H direction simultaneously.



VF Performance




Figure 36: Linux Kernel Reference Driver –QDMA5.0 VF BRAM design MM C2H unidirectional performance








Figure 37: Linux Kernel Reference Driver – QDMA5.0 VF BRAM design VF MM H2C unidirectional performance




Figure 38: Linux Kernel Reference Driver – QDMA 5.0 VF BRAM design MM combined bidirectional performance

Bi-directional MM performance numbers are taken with traffic being enabled in both H2C and C2H direction simultaneously.



---

## Summary

---

The QDMA IP provides many capabilities that allow for very high throughput and efficiency. At the same time however, there are factors that impact performance, such as packet size, DMA overhead, system latency, and settings such as MPS, MRRS, etc.

This report provides enough data to choose the number of queues needed to achieve optimal performance depending on the application.

Typically, networking applications optimize for small packet performance and so can use more queues to saturate the Ethernet interface, while compute or storage applications might optimize for 4KB performance and saturate with fewer queues. As the report suggests, more queues help achieve small packet performance, but the max number of queues cannot exceed the number of threads available for the application.

For the streaming mode this report suggests that 4 and more queues with prefetch enabled results in the high performance for different packet sizes.

For the memory mapped mode, the QDMA IP easily achieves the line rate with the typical 4K workload even with a single queue when using BRAM. If DDR is desired, more queues may be needed to obtain the best performance. This would highly depend on the memory configuration and the access pattern. For example, concurrent read and write to the same memory bank would greatly reduce the efficiency and should be avoided if possible.

The bi-directional performance should be expected to be lower than uni-directional H2C and C2H, because the PCIe RQ interface is shared.

In a multi-socket machine where NUMA is enabled, the latency for DMA reads can be prohibitively high, causing lower performance. Caution must be taken in the driver to avoid using the memory far away from the CPU core.

Based on knowledge of the application, it is possible to further reduce the DMA and TLP overheads to achieve better throughput than in the document.

---

## References

---

These documents provide supplemental material useful with this performance report.

- [QDMA Subsystem for PCI Express v5.0 - PG302](#)
- [dpdk-pktgen application](#)
- [UltraScale+ Devices Integrated Block for PCI Express v1.3](#)