Skip to content
Snippets Groups Projects
Commit 17f43042 authored by Jimmy Situ's avatar Jimmy Situ Committed by Florian Zaruba
Browse files

fpga: Fix empty match file in flow (#334)

parent f66b2f19
Branches
Tags
No related merge requests found
......@@ -39,7 +39,7 @@ if {$::env(BOARD) eq "genesys2"} {
exit 1
}
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file" "*$registers"]]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file" "*/$registers"]]
set_property -dict { file_type {Verilog Header} is_global_include 1} -objects $file_obj
update_compile_order -fileset sources_1
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment