fpu: Add distributed pipe regs to ease FPGA timing

.gitlab-ci.yml

CHANGELOG.md

Flist.ariane

Makefile

ci/riscv-fp-tests.list

include/ariane_pkg.sv

src/common_cells

src/fpu

src/fpu_wrap.sv