Skip to content
Snippets Groups Projects
Commit 9c5b7c93 authored by sjthales's avatar sjthales
Browse files

update to implement cv32a6 on zybo z7-20 board

parent c67602dc
No related branches found
No related tags found
No related merge requests found
......@@ -35,7 +35,7 @@
* Platform frequency
*/
#define FPGA_UART_0_FREQUENCY 50000000
#define FPGA_UART_0_FREQUENCY 25000000
/***************************************************************************//**
......
......@@ -32,7 +32,7 @@ MEMORY
allowing initialized sections to be placed there). Infact we dump all
sections to ram. */
ram (rwxai) : ORIGIN = 0x80000000, LENGTH = 0x40000
ram (rwxai) : ORIGIN = 0x80000000, LENGTH = 0x20000
dbg (rwxai) : ORIGIN = 0x1A110800, LENGTH = 0x1000
}
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment